AMS SoC Formal Verification based on Hybrid Scheme
نویسندگان
چکیده
منابع مشابه
SFV: A Scalable Approach to Formal Verification for AMS SoC
This paper proposes a new scalable approach to formal verification (SFV) for AMS SoC designs. Induction rules defined in computer symbolic algebra system Maple are followed to extract representation of property of AMS SoC, constraints solving is performed to formally verify the correctness of the system with respect to its given property. With an AMS description and a set of properties, SMT bas...
متن کاملAn Approach to Formal Verification for AMS SoC
This paper proposes a new scalable approach to formal verification (SFV) for AMS SoC designs. Induction rules defined in computer symbolic algebra system Maple are followed to extract representation of property of AMS SoC, constraints solving is performed to formally verify the correctness of the system with respect to its given property. With an AMS description and a set of properties, SMT bas...
متن کاملA Novel Approach to Formal Verification for AMS SoC
This paper proposes a novel methodology for AMS SoC formal verification based on Hybrid Scheme combined with symbolic computing and LHPN model, FV-HS. The paper is concerned with a class of AMS designs, continuous-time AMS designs i.e., tunnel diode oscillator for research target. Firstly, Labeled Hybrid Petri Net model is established for safety property verification of tunnel diode oscillator,...
متن کاملCreating a Formal Verification Platform for IBM CoreConnect-based SoC
How to ensure functionality correctness in an SoC chip is a troublesome issue. This is because SoC is so complex that it is difficult to find errors in corner cases. Thus, bugs may exist even after thorough simulation and emulation. In contrast, formal verification provides 100% coverage with counterexamples and is expected to be a complementary solution. Hence, many researchers and designers a...
متن کاملFormal Verification of Synchronizers in GALS SoC
GALS SoCs require synchronization of control and data transfers between different clock domains. Typical synchronization methods and circuits are error-prone [1]. Neither circuit nor logic simulations can assure the correctness of synchronizers, as they are not designed to handle multiple clocks operating at arbitrary relative frequency and phase. It seems that only correctness-by-construction ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Engineering and Management Research
سال: 2018
ISSN: 2250-0758,2394-6962
DOI: 10.31033/ijemr.8.4.4